Not an AI role: no AI title or evidence of AI work in the posting. How we decide
Design Verification Engineer
Summary
Full-time role at Voltai, Chips & Silicon team. RoleRadar classifies it as hardware & robotics. Listed location: Palo Alto Office. The posting asks for 4–6 years of experience. Skills mentioned include Python, LLMs, Data pipelines and Verilog / RTL.
Generated by RoleRadar from facts in the posting. We don't reproduce the job description; read it in full on Voltai's job page.
Key facts
- Salary
- Not published by the employer
- Location
- Palo Alto Office
- Workplace
- Not stated in the posting
- Countries
- United States
Inferred by RoleRadar from the listed locations.
- Experience
- 4–6 years asked for
- PhD
- Not mentioned
- Visa sponsorship
- Not stated in the posting
- Team
- Chips & Silicon
Skills mentioned
- Python
- Machine learning
- LLMs
- Data pipelines
- Verilog / RTL
Links go to free learning resources, official documentation where it exists. No affiliate links.